25 Element Pixel Array - University of California, Santa Barbara

25 Element Pixel Array - University of California, Santa Barbara

5x5 Pixel Array Status 17 Dec 2003 Sam Burke Sean Stromberg UCSB HEP Group UCSB ASIC BiWeekly Status Meeting Slide 1 ASIC Progress AMI CMOS 0.35 Design Kit 2 Received

Design Manual C035MD Ver 5 Design Manual C035MA Ver 3 Core Cells, D Scan FFs, LVDS Library Pad Limited and Core Limited I/O Cells Ver 1.8 Databook, Ver1.0 Technology Info UCSB ASIC BiWeekly Status Meeting Slide 2 Transmission Gate The Trans-Gate will be one of the building blocks for the D FlipFlop along with inverters.

V 0 volts 1 3000 2 4500 3 6500 Rs 2100 ohms Load Resistor will be needed if float causes voltage decay lag problem

UCSB ASIC BiWeekly Status Meeting Slide 3 Transmission Gate Pulse Response Cload= .08pf Rload=1meg Tplh=330ps UCSB ASIC BiWeekly Status Meeting

Slide 4 Work Plan Characterize AMI035 min-size transistors transfer curves characteristic curves size Generate desired parameters for inverter Td h/l Td l/h Vsw-Td with 1-Inv load Td with 4-Inv loads Match h/l and l/h Tds? Simulate Ring Oscillator with inverter

determine Td or Fmax Define desired D Flip Flop with Clear UCSB ASIC BiWeekly Status Meeting Slide 5 DFFR D Flip Flop with Reset

4 inverters 4 transmission-gates 2 2-input NAND 24 separate FETs in design! Active low reset UCSB ASIC BiWeekly Status Meeting Slide 6 DFFR Simulation Goals

Ts: Setup time > 0.13ns Th: Hold time > 0.11ns Tclk-min: Minumum clock pulse width > 0.20ns Trec: Recovery time > .06ns Fclk-max: Max Clock Freq < 950 Mhz Td: Delay time < 0.53 ns Size: 50 x 12 u (600 u^2) Reference times based AMI035 FD2SS specs (AMI std-cell design data book) UCSB ASIC BiWeekly Status Meeting

Slide 7 DFFR Spice Results UCSB ASIC BiWeekly Status Meeting Slide 8 DFFR Spice Results UCSB ASIC BiWeekly Status Meeting Slide 9 DFFR Spice Net List

UCSB ASIC BiWeekly Status Meeting Slide 10 DFFR Simulation Critical D Flip Flop time delays are compared to those stated for the AMI FD2SS D Flip Flop Using L=0.35u, W=0.8u which is the minimum size transistor. If W2 = 3W1 then high-low and low-high transitions will be equal and clocking rate will increase, see analysis which follows. Delay Time Td

AMI Std Cell <0.53 ns DFFR Simulation 5.2 ns ? Max Clock Frequency Fclk-max 950 Mhz UCSB ASIC BiWeekly Status Meeting 96 Mhz Slide 11 Ring Oscillator Inverters have W2=W1 which results in unequal propigation delays.

Tphl= 0.9 ns Tplh=1.3 ns UCSB ASIC BiWeekly Status Meeting Slide 12 Ring Oscillator Revised W2=3W1 for near equal prop delays Tphl=732ps

Tplh=589ps UCSB ASIC BiWeekly Status Meeting Slide 13

Recently Viewed Presentations

  • Ch.10 Sect.2:Physical Development What you will learn  Reflex

    Ch.10 Sect.2:Physical Development What you will learn Reflex

    Reflexes Grasping is a reflex Reflexes are inborn… Breathing, sneezing, coughing,… Rooting Babies reflexively… Moro Babinski reflex Perceptual Development Perceptual development— Prefer new and interesting stimuli Fantz Preferences influenced by age Depth perception Visual cliff Hearing is much better developed...
  • www.bradleyolson.net

    www.bradleyolson.net

    Adult Journey Sunday School Class. Adult Journey Class. Sunday Mornings. 9:15 Fellowship Hall. 5 weeks. Starting Apr. 17th. Dr. Brad Olson. Psy.D., M.Div. Ends May 15th
  • Graphing Parabolas - California State University, Northridge

    Graphing Parabolas - California State University, Northridge

    Graphing Parabolas Introduction Homer and Parabolas conspiracy Mother Function Mother Function and Negative "a" What Happens if a is negative? Upward Shifting What if we add 1 to the mother function? What if we add -1 to the mother function?...
  • Towards Wireless Overlay Network Architectures

    Towards Wireless Overlay Network Architectures

    Times New Roman Comic Sans MS Arial infopad Reliable Adaptive Distributed Systems Motivations and Observations The Team and Approach PowerPoint Presentation Make-A-Difference Technologies Make-A-Difference Technologies Implementation Platform based on Programmable Networks Short Statements
  • Diverticulitis Abscess when to drain - Tryggvi B. Stefánsson

    Diverticulitis Abscess when to drain - Tryggvi B. Stefánsson

    Diverticulitis Abscess Tryggvi Stefánsson Centrallasarettet in Västerås and Landspitali University Hospital Reykjavík/Iceland Perforation Abscess Purulent peritonitis Faecal peritonitis Incidence Hart Cambridge UK 1995-1997 4/100000/year Mäkelä Oulu, Finland 1986-2000 3,8/100000/year Abscess Diverticulitis abscesses are rare.
  • Adolescent Risk Behaviors - Columbia University

    Adolescent Risk Behaviors - Columbia University

    Adolescent risk behaviors Why adolescents take risks Developing one's own moral code and establishing an identity, separate from parents is a major task of adolescence Early adolescence (ages 11-14) - first stages of separation from parents, desire to look and...
  • Prentice Hall Biology - Harpursville

    Prentice Hall Biology - Harpursville

    DNA "Overload" - In time as the cell grows larger; the DNA can no longer serve its increasing needs Volume increases faster than the surface area of a growing cell Surface Area- to- Volume Ratio The surface area-to-volume will decrease....
  • The Abney Level Useful for simple slope profiles, horizon ...

    The Abney Level Useful for simple slope profiles, horizon ...

    The Abney Level Useful for simple slope profiles, horizon diagrams and height measurements Level bubble Rotating Arm Eyepiece Scale (in degrees) The Abney Level View Through The Eyepiece Slope Profiling Useful Notes For Profiling Take measurements at changes in slope...